運放基本仿真步驟課件_第1頁
運放基本仿真步驟課件_第2頁
運放基本仿真步驟課件_第3頁
運放基本仿真步驟課件_第4頁
運放基本仿真步驟課件_第5頁
已閱讀5頁,還剩44頁未讀 繼續(xù)免費閱讀

下載本文檔

版權(quán)說明:本文檔由用戶提供并上傳,收益歸屬內(nèi)容提供方,若內(nèi)容存在侵權(quán),請進行舉報或認(rèn)領(lǐng)

文檔簡介

折疊式級聯(lián)運放的仿真1a折疊式級聯(lián)運放的仿真1aTheTypicalPerformanceofOp-AmpOpen-LoopDifferentialGain(AV)Common-modeRejectionRatio(CMRR)PowerSignalRejectionRatio(PSRR)PhaseMargin(PM)InputCommonModeRange(ICMR)OutputSwingRange(OSR)Input/OutputImpedance(CIN/ROUT)SlewRateNoise2aTheTypicalPerformanceofOp-TheSchematicofFoldedCascodeOp-AmpInordertodeceasethepowerConsumption,IBIASisonly30nA.

3aTheSchematicofFoldedCascodCreateSchematicandSymbolinSpectreTocreateasymbolofaschematic:FromDesign->CreateCellview->FromCellview4aCreateSchematicandSymbolinOpen-LoopDifferentialGainDCSweepVP-VN(largesignal)ACSweepVP-VNwithfixedfrequency(smallsignal)TwomethodsofsimulatingOpen-LoopDifferentialGainisavailableinADE(AnalogDesignEnvironment)5aOpen-LoopDifferentialGainDCTest-BenchofOpen-LoopDifferentialGain(method1)

DCSweepVP-VN(largesignal)Inthismethod,VP=VCM_IN+x,andVN=VCM_IN-xWhere,VCM_IN

isthecommonvoltage,xisadesignvariables.SetupVNSetupVP6aTest-BenchofOpen-LoopDifferADEofOpen-LoopDifferentialGain(method1)ToaddamodelforthesimulationFromADE->Setup->ModellibrariesTocreateaDCSweepFromADE->Analyses->Choose->DC7aADEofOpen-LoopDifferentialWaveformofOpen-LoopDifferentialGain(method1)Where,

DifferentialGainis71.56dBToobtainVCOM_OUT

FromCalculator->SpecialFunctions->ValueVOUT-VCOM_OUTToobtainDCgainFromCalculator->SpecialFunctions->deriv8aWaveformofOpen-LoopDifferenTest-BenchofOpen-LoopDifferentialGain(method2)

ACSweepVP-VNwithfixedfrequencySetupVNSetupVPInthismethod,VP=VCM_IN+x+VAC,andVN=VCM_INWhere,VCM_IN

istheinputcommonvoltage,xisadesignvariables,VACisaACvoltageforACSweep.9aTest-BenchofOpen-LoopDifferADEofOpen-LoopDifferentialGain(method2)ToaddamodelforthesimulationFromADE->Setup->ModellibrariesTocreateaACSweepFromADE->Analyses->Choose->ACFixedFreq10aADEofOpen-LoopDifferentialWaveformofOpen-LoopDifferentialGain(method2)DifferentialGainis65.56dBTheresultsofthetwomethodsaredifferent,Infact,method1ismoreaccurateforDCgain.11aWaveformofOpen-LoopDifferenCommon-modeRejectionRatio

Youcangetdetailillustrationfrom“CMOSAnalogCircuitDesign”,PhillipE.Allen,OxfordUniversityPress,Inc.12aCommon-modeRejectionRatioYoTest-BenchofCMRRWhere,

VCOM_IN

istheinputcommonvoltage,VACisaACvoltageforACSweep.13aTest-BenchofCMRRWhere,VCOMADEofCMRRToaddamodelforthesimulationFromADE->Setup->ModellibrariesTocreateaACSweepFromADE->Analyses->Choose->AC14aADEofCMRRToaddamodelforWaveformofCMRR1/CMRRCMRRToobtainCMRR:FromCalculator->1/x1/CMRRandCMRRplotdirectly.15aWaveformofCMRR1/CMRRCMRRTooWaveformofCMRRToobtainmagnitudePlotofCMRR:FromCalculator->dB20FrequencyresponseofCMRRTheCMRRis72.14dBatlowfrequencyrange.ToobtainphasePlotofCMRR:FromCalculator->phase16aWaveformofCMRRToobtainmagnPowerSignalRejectionRatio

Youcangetdetailillustrationfrom“CMOSAnalogCircuitDesign”,PhillipE.Allen,OxfordUniversityPress,Inc.17aPowerSignalRejectionRatioYTest-BenchofPSRRWhere,

VACisaACvoltageforACSweep,andVDCisaDCvoltage18aTest-BenchofPSRRWhere,VACADEofPSRRToaddamodelforthesimulationFromADE->Setup->ModellibrariesTocreateaACSweepFromADE->Analyses->Choose->AC19aADEofPSRRToaddamodelforWaveformofPSRR1/PSRRPSRRToobtainCMRR:FromCalculator->1/x1/PSRRandPSRRplotdirectly.20aWaveformofPSRR1/PSRRPSRRTooWaveformofPSRRToobtainmagnitudePlotofPSRR:FromCalculator->dB20FrequencyresponseofPSRRTheCMRRis79.17dBatlowfrequencyrange.ToobtainphasePlotofPSRR:FromCalculator->phase21aWaveformofPSRRToobtainmagnPhaseMarginofOpen-loopfrequencyResponse

Where,VCM_INistheinputcommonvoltage,VACisaACvoltageforACSweep,AndCListheloadingcapacitor.22aPhaseMarginofOpen-loopfreqTest-BenchofPMVCM_INVACThedominantpoleiscontrolledbyCL

infoldedCascodeopamp.23aTest-BenchofPMVCM_INVACThedADEofPMToaddamodelforthesimulationFromADE->Setup->ModellibrariesTocreateaACSweepFromADE->Analyses->Choose->AC24aADEofPMToaddamodelforthWaveformofPMToobtainmagnitudePlotofopen-loop:FromCalculator->dB20open-loopfrequencyresponseThePMis74owhenCLis5pf.ToobtainphasePlotofopen-loop:FromCalculator->phase

Therehavetwopolesinopen-loopfrequencyresponse,oneisthedominantpoleofoutputnet,andtheanotheristhemirrorpolecausedbyactivecurrentmirror.

25aWaveformofPMToobtainmagnitInputCommon-modeRangeWhere,xisadesignvariablesandCListheloadingcapacitor.26aInputCommon-modeRangeWhere,Test-BenchofICMR27aTest-BenchofICMR27aADEofICMRToaddamodelforthesimulationFromADE->Setup->ModellibrariesTocreateaDCSweepFromADE->Analyses->Choose->DC28aADEofICMRToaddamodelforWaveformofICMRICMRTheinputcommon-moderangeis0~4.2V29aWaveformofICMRICMRTheinputOutputSwingRangeWhere,VCM_IN

istheinputcommonvoltage,xisadesignvariables.

ToobtainOSR30aOutputSwingRangeWhere,VCM_ITest-BenchofOSRDCSweepVP-VN

Inthismethod,VP=VCM_IN+x,andVN=VCM_IN-xWhere,VCM_IN

isthecommonvoltage,xisadesignvariables.SetupVNSetupVP31aTest-BenchofOSRDCSweepVPADEofOSRToaddamodelforthesimulationFromADE->Setup->ModellibrariesTocreateaDCSweepFromADE->Analyses->Choose->DC32aADEofOSRToaddamodelforWaveformofOSRYoucangettheleftwaveformfrompage8.OSRTheoutputswingrangeisfrom842.5mVto4.381V.PS:OSRisdependenceofapplicationsandisnotconstant.

33aWaveformofOSRYoucangeInputCapacitorWhere,VCM_IN

istheinputcommonvoltage,VACisACvoltageforACSweep.

34aInputCapacitorWhere,VCM_INiTest-BenchofCINVCM_INVAC35aTest-BenchofCINVCM_INVAC35aADEofCINToaddamodelforthesimulationFromADE->Setup->ModellibrariesTocreateaACSweepFromADE->Analyses->Choose->AC36aADEofCINToaddamodelfortWaveformofCIN

Theinputcapacitorisapproximateof5pf37aWaveformofCINTheinputcapaOutputResistanceTheschematicofobtainingopen-loopoutputresistanceRO.TheequivalentmodelbyusingTheveninformOntheopamp.Thus,simulatingROUTandknowingAVallowsonetocalculatetheoutputresistanceROoftheopamp.38aOutputResistanceTheschematTest-BenchofROUTIOUTVOUT200RR=1GVIN=0V39aTest-BenchofROUTIOUTVOUT200RADEofROUTToaddamodelforthesimulationFromADE->Setup->ModellibrariesTocreateaTRANSweepFromADE->Analyses->Choose->TRAN40aADEofROUTToaddamodelforWaveformofROUT

IOUTROUT41aWaveformofROUTIOUTROUT41aSlewRateTheunity-gainconfigurationplacestheseverestrequirementsonstabilityandslewratebecauseitsfeedbackisthelargest,resultinginthelargestvaluesofloop-gain,andshouldalwaysbeusedasaworst-casemeasurement.42aSlewRateTheunity-gainTest-benchofSlewRateTheinputstepmagnitudeis2V.43aTest-benchofSlewRateTheinpADEofSRT

溫馨提示

  • 1. 本站所有資源如無特殊說明,都需要本地電腦安裝OFFICE2007和PDF閱讀器。圖紙軟件為CAD,CAXA,PROE,UG,SolidWorks等.壓縮文件請下載最新的WinRAR軟件解壓。
  • 2. 本站的文檔不包含任何第三方提供的附件圖紙等,如果需要附件,請聯(lián)系上傳者。文件的所有權(quán)益歸上傳用戶所有。
  • 3. 本站RAR壓縮包中若帶圖紙,網(wǎng)頁內(nèi)容里面會有圖紙預(yù)覽,若沒有圖紙預(yù)覽就沒有圖紙。
  • 4. 未經(jīng)權(quán)益所有人同意不得將文件中的內(nèi)容挪作商業(yè)或盈利用途。
  • 5. 人人文庫網(wǎng)僅提供信息存儲空間,僅對用戶上傳內(nèi)容的表現(xiàn)方式做保護處理,對用戶上傳分享的文檔內(nèi)容本身不做任何修改或編輯,并不能對任何下載內(nèi)容負(fù)責(zé)。
  • 6. 下載文件中如有侵權(quán)或不適當(dāng)內(nèi)容,請與我們聯(lián)系,我們立即糾正。
  • 7. 本站不保證下載資源的準(zhǔn)確性、安全性和完整性, 同時也不承擔(dān)用戶因使用這些下載資源對自己和他人造成任何形式的傷害或損失。

評論

0/150

提交評論