4597 cmos 8位總線相容計(jì)數(shù)-鎖存器_W_第1頁(yè)
4597 cmos 8位總線相容計(jì)數(shù)-鎖存器_W_第2頁(yè)
4597 cmos 8位總線相容計(jì)數(shù)-鎖存器_W_第3頁(yè)
4597 cmos 8位總線相容計(jì)數(shù)-鎖存器_W_第4頁(yè)
4597 cmos 8位總線相容計(jì)數(shù)-鎖存器_W_第5頁(yè)
已閱讀5頁(yè),還剩4頁(yè)未讀, 繼續(xù)免費(fèi)閱讀

下載本文檔

版權(quán)說(shuō)明:本文檔由用戶提供并上傳,收益歸屬內(nèi)容提供方,若內(nèi)容存在侵權(quán),請(qǐng)進(jìn)行舉報(bào)或認(rèn)領(lǐng)

文檔簡(jiǎn)介

1、MC14599See Page 6-174MOTOROLAMC14597B MC14598BSEMICONDUCTOR TECHNICAL DATA8-Bit Bus-Compatible LatchesP SUFFIX PLASTIC CASE 707ORDERING INFORMATIONMC14598BCPPlasticMC14598BCLCeramicTA = 55 to 125C for all packages.L SUFFIX CERAMIC CASE 726D SUFFIX SOIC CASE 751BORDERING INFORMATIONMC14597BCPPlasticM

2、C14597BCLCeramicMC14597BDWSOICTA = 55 to 125C for all packages.P SUFFIX PLASTIC CASE 648L SUFFIX CERAMIC CASE 620The MC14597B and MC14598B are 8bit latches, one addressed with an internal counter and the other addressed with an external binary address. The 8 latchoutputs are high drive, threestate a

3、nd bus line compatible. The drive capability allows direct applications with MPU systems such as the Motorola 6800 family.With MC14597B, a 3bit address counter (clocked on the falling edge of Increment) selects the appropriate latch. The latches of the MC14598B are accessed via the Address pins, A0,

4、 A1, and A2. A Full Flag is provided on the MC14597B to indicate the position of the Address counter.All 8 outputs from the latches are available in parallel when Enable is in the low state. Data is entered into a selected latch from the Data pin when the Strobe is high. Master reset is available on

5、 both parts. Serial Data Input ThreeState Bus Compatible Parallel Outputs ThreeState Control Pin (Enable) TTL Compatible Input Open Drain Full Flag (Multiple Latch WireO Ring) Master Reset Level Shifting Inputs on All Except Enable Diode Protection All Inputs Supply Voltage Range 3.0 Vdc to 18 Vdc C

6、apable of Driving TTL Over Rated Temperature Range With Fanout as Follows:1 TTL Load4 LSTTL LoadsMC14597BBLOCK DIAGRAMSRESET 2RESET LOGIC4 ENABLED01RESET 216 VDD15 D13BIT ADDRESS COUNTERDATA3STROBE 6ADDRESS DECODER8LATCHESTHREE STATE OUTPUTBUFFERS1 D015 D114 D213 D312 D411 D5DATA 3ENABLE 4 FULL 514

7、D213 D312 D47INCREMENTVDD = 16VSS = 8FULL LOGIC5FULL10 D6STROBE 69 D7INCREMENT 7VSS811 D510 D69D7D0 RESET DATA ENABLENC STROBEA0 A1VSS123456789181716151413121110VDD D1MC14598B8LATCHESADDRESS DECODERRESET2DATA3STROBE6A07A18ENABLE41THREE1716 STATEOUTPUT15BUFFERS141312D0 D1 D2D3 D4OUTPUTD2EnableOutputs

8、1High Impedance0DnTRUTH TABLED3D4 D5D6A2 10D5D = State of nth latchREV 3 1/94 Motorola, Inc. 1995VDD = 18VSS = 9D6nD711D7MOTOROLA CMOS LOGIC DATAMC14597B MC14598B1NC = NO CONNECTIONA2SymbolParameterValueUnitVDDDC Supply Voltage 0.5 to + 18.0VVinInput Voltage, Enable (DC or Transient) 0.5 to VDD + 0.

9、5VVinInput Voltage, All other Inputs (DC or Transient) 0.5 to VDD + 12VVoutOutput Voltage (DC or Transient) 0.5 to VDD + 0.5VIin, loutInput or Output Current (DC or Transient), per Pin 10mAPDPower Dissipation, per Package500mWTstgStorage Temperature 65 to + 150 CTLLead Temperature (8Second Soldering

10、)260 CThis device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, pre- cautions must be taken to avoid applications of any voltage higher than maximum rated volt- ages to this highimpedance circuit. For proper operation, Vin and Vout sho

11、uld be constrainedto the range VSS $ (Vin or Vout) $ VDD.Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or VDD). Unused outputs must be left open.MAXIMUM RATINGS* (Voltages Referenced to VSS)* Maximum Ratings are those values beyond which damage to the devi

12、ce may occur.Temperature Derating:“P and D/DW” Packages: 7.0 mW/C From 65 C To 125 C Ceramic “L” Packages: 12 mW/ C From 100 C To 125 CELECTRICAL CHARACTERISTICS (Voltages Referenced to VSS)CharacteristicSymbolVDDVdc 55 C25 C125 CUnitMinMaxMinTyp #MaxMinMaxOutput Voltage“0” LevelVOL5.00.0500.050.05V

13、dcVin = VDD or 0100.0500.050.05150.0500.050.05“1” LevelVOH5.04.954.955.04.95VdcVin = 0 or VDD109.959.95109.951514.9514.951514.95Input Voltage* Enable “0” Level (VO = 4.5 or 0.5 Vdc)(VO = 9.0 or 1.0 Vdc)(VO = 13.5 or 1.5 Vdc)“1” Level(VO = 0.5 or 4.5 Vdc)(VO = 1.0 or 9.0 Vdc)(VO = 1.5 or 13.5 Vdc)VIL

14、5.010150.81.62.41.12.23.40.81.62.40.81.62.4VdcVIH5.010152.06.0102.06.0101.93.14.32.06.010VdcInput Voltage Other Inputs“0” LevelVILVdc(VO = 4.5 or 0.5 Vdc)5.01.52.251.51.5(VO = 9.0 or 1.0 Vdc)103.04.503.03.0(VO = 13.5 or 1.5 Vdc)154.06.754.04.0(VO = 0.5 or 4.5 Vdc)(VO = 1.0 or 9.0 Vdc)“1” LevelVIH5.0

15、103.57.03.57.02.755.503.57.0Vdc(VO = 1.5 or 13.5 Vdc)1511118.2511Output Drive Current (Full Sink Only)SourceIOHmAdc(VOH = 4.6 Vdc)5.0 1.0 1.0 2.0 1.0(VOH = 9.5 Vdc)10 6.0(VOH = 13.5 Vdc)1 5 12(VOL = 0.4 Vdc) (VOL = 0.5 Vdc)SinkIOL5.0101.61.63.26.01.6mAdc(VOL = 1.5 Vdc)1512Input CurrentIin15 0.1 0.00

16、001 0.1 1.0mAdcThreeState Leakage CurrentITL15 0.1 0.00001 0.1 3.0mAdcInput Capacitance (Vin = 0)Cin5.07.5pFQuiescent Current (Per Package)IDD5.010155.010200.0050.0100.0155.01020150300600mAdc*Total Supply Current at anIT5.0IT = (2.0 mA/kHz) f + IDDmAdcExternal Load Capacitance of10IT = (4.0 mA/kHz)

17、f + IDD130 pFIT = (6.0 mA/kHz) f + IDDData labelled “Typ” is not to be used for design purposes but is intended as an indication of the ICs potential performance.* The formulas given are for the typical characteristics only at 25 C.MOTOROLA CMOS LOGIC DATAMC14597B MC14598B3SWITCHING CHARACTERISTICS*

18、 (TA = 25 C, CL = 130 pF + 1 TTL Load)CharacteristicSymbolVDDVdcAll TypesUnitMinTyp #MaxOutput Rise and Fall TimetTLH, tTHL = (0.5 ns/pF) CL + 35 ns tTLH, tTHL = (0.2 ns/pF) CL + 25 ns tTLH, tTHL = (0.16 ns/pF) CL + 20 nstTLH, tTHL5.01015100504020010080nsPropagation Delay Time Enable to OutputtPLH,

19、tPHL5.010160125320250ns15100200Strobe to Output5.0200400101002001580160Strobe to Full (MC14597B only)5.0102001004002001580160Reset to Output5.010175903501801570140Pulse Width EnabletWH,tWL5.010320240160120ns1516080Strobe5.02001001010050158040Increment (MC14597B only)5.01020010010050158040Reset5.0103

20、00160150801510050Setup Time Datatsu5.010100505025ns153520Address (MC14598B only)5.02001001015100705035Increment (MC14597B only)5.0400200101520017010085Hold Time Datath5.010100505025ns153520Address (MC14598B only)5.010050101550352520Reset Removal Timetrem5.0102020 25 15ns1520 10* The formulas given a

21、re for the typical characteristics only at 25 C.#Data labelled “Typ” is not to be used for design purposes but is intended as an indication of the ICs potential performance.MC14597B FUNCTION DIAGRAMTO OTHER LATCHESVDDVDDTO OTHER LATCHESSEVEN SELECTONE LATCHVSSR3 STAGE COUNTER AND DECODERCLKZERO SELE

22、CTADDITIONAL 7 LATCHESCLKR D QVDDMOTOROLA CMOS LOGIC DATAMC14597B MC14598B5ENABLE 4RESET 2STROBE 6DATA 3INCREMENT 75 FULL1 D015 D114 D213 D312 D411 D510 D69 D7MC14597B TIMING DIAGRAMSD6 (INTERNAL)D7 (INTERNAL)INCREMENTtWLtWH20 nstsuDATA STROBE tW90%tsu th10%10%20 ns90%tPHLFULLtremNOTE:RESET50%tWEnab

23、le in High state.tTLHtTHLDn1tPHLFULL10%90%90%10%ENABLE*tWL* 1.4 V with VDD = 5.0 V NOTES:1. Highimpedance output state (another device controls bus).2. Reset in High state.MC14598B FUNCTION DIAGRAMVDDTO OTHER LATCHESEACH LATCHVSSTO OTHER LATCHESZERO SELECTADDRESS DECODERADDITIONAL 7 LATCHESRESET 2DA

24、TA 31 D0STROBE 6ENABLE 4A0 7A1 8A2 10 (M.S.B)17 D116 D215 D314 D413 D512 D611 D7MC14598B TIMING DIAGRAM 50%90%10%tTHLtPLH7tPLH T150%90%10%tPHLtTLH20 nstW250%90% 10% tsuthAE90%10%20 nstsu 50%th90% 10%20 nsEtW*tWD RESEA0, A1, ADAT STROBENABL* 1.4 V with VDD = 5.0 V NOTES:1. Highimpedance output state

25、(another device controls bus).2. Output Load as for MC14597B.LATCH TRUTH TABLEStrobeResetAddress LatchOther Latches01*11Data*X000* = No change in state of latch X = Dont careDnTRUTH TABLE FOR MC14597BIncrementEnableResetAddress CounterFullX1Count UpX1No ChangeX10Reset to ZeroSet to OneX01No ChangeSe

26、t to OneX11If at ADDRESS 7To Zero on Falling Edge of STROBEX = Dont careTEST LOAD ALL OUTPUTS+5.0 VRL = 2.5 kMOTOROLA CMOS LOGIC DATAMC14597B MC14598B7130pF11.7kCircuit diagrams external to or containing Motorola prod- ucts are included as a means of illustration only. Complete information sufficien

27、t for construction purposes may not be fully illustrated. Although the information herein has been carefully checked and is believed to be reliable. Motorola assumes no responsibility for inaccuracies. Information here- in does not convey to the purchaser any license under thepatent rights of Motoro

28、la or others.The information contained herein is for guidance only, with no warranty of any type, expressed or implied. Motorola re- serves the right to make any changes to the information and the product(s) to which the information applies and to discon- tinue manufacture of the product(s) at any t

29、ime.DIMINCHESMILLIMETERSMINMAXMINMAXA0.7500.78519.0519.93B0.2400.2956.107.49C0.2005.08D0.0150.0200.390.50E0.050 BSC1.27 BSCF0.0550.0651.401.65G0.100 BSC2.54 BSCH0.0080.0150.210.38K0.1250.1703.184.31L0.300 BSC7.62 BSCM0 15 015 N0.0200.0400.511.010.25 (0.010) MTB S0.25 (0.010) MTA SDIMINCHESMILLIMETER

30、SMINMAXMINMAXA0.7400.77018.8019.55B0.2500.2706.356.85C0.1450.1753.694.44D0.0150.0210.390.53F0.0400.701.021.77G0.100 BSC2.54 BSCH0.050 BSC1.27 BSCJ0.0080.0150.210.38K0.1100.1302.803.30L0.2950.3057.507.74M0 10 010 S0.0200.0400.511.010.25 (0.010) MTA MOUTLINE DIMENSIONSTSEATING PLANEF161AEG D 16 PL98L

31、SUFFIXCERAMIC DIP PACKAGE CASE 62010ISSUE VBCLNKMJ 16 PLNOTES:1. DIMENSIONING ANDTOLERANCING PER ANSI Y14.5M, 1982.2. CONTROLLING DIMENSION: INCH.3. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.4. DIMENSION F MAY NARROW TO 0.76 (0.030) WHERE THE LEAD ENTERS THE CERAMIC BODY.BSP SUFFIXPLASTIC D

32、IP PACKAGECASE 64808ISSUE RANOTES:1. DIMENSIONING AND TOLERANCING PER ANSIY14.5M, 1982.1692. CONTROLLING DIMENSION: INCH.3. DIMENSION L TO CENTER OF LEADS WHENFORMED PARALLEL.4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.185. ROUNDED CORNERS OPTIONAL.FCL T SEATINGPLANEHGD 16 PLKJM0.25 (0.010) MB SDIMMI

33、LLIMETERSINCHESMINMAXMINMAXA9.8010.000.3860.393B3.804.000.1500.157C1.351.750.0540.068D0.350.490.0140.019F0.401.250.0160.049G1.27 BSC0.050 BSCJ0.190.250.0080.009K0.100.250.0040.009M0707 P5.806.200.2290.244R0.250.500.0100.0190.25 (0.010) MTB SA SDIMINCHESMILLIMETERSMINMAXMINMAXA0.8800.91022.3523.11B0.

34、2400.2956.107.49C0.2005.08D0.0150.0210.380.53F0.0550.0701.401.78G0.100 BSC2.54 BSCJ0.0080.0120.200.30K0.1250.1703.184.32L0.300 BSC7.62 BSCM015 0 15 N0.0200.0400.511.020.25 (0.010) MTB S0.25 (0.010) MTA SOUTLINE DIMENSIONSD SUFFIXPLASTIC SOIC PACKAGE CASE 751B05ISSUE JA16G9NOTES:1. DIMENSIONING AND T

35、OLERANCING PER ANSI Y14.5M, 1982.2. CONTROLLING DIMENSION: MILLIMETER.3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D D

36、IMENSION AT MAXIMUM MATERIAL CONDITION.B P 8 PL18KR X 45 FC T SEATINGPLANEMJD 16 PLL SUFFIXCERAMIC DIP PACKAGE CASE 72604ISSUE GANOTES:1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.2. CONTROLLING DIMENSION: INCH.3. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.4. DIMENSION F FOR FULL LE

37、ADS. HALF LEADS OPTIONAL AT LEAD POSITIONS 1, 9, 10, AND 18.1810B19OPTIONAL LEAD CONFIGURATION (1, 9, 10, 18)CL NTKMSEATING PLANE FGD 18 PLJ 18 PLP SUFFIXPLASTIC DIP PACKAGE CASE 70702ISSUE CBNOTES:1. POSITIONAL TOLERANCE OF LEADS (D), SHALL BE WITHIN 0.25 (0.010) AT MAXIMUM MATERIAL CONDITION, IN R

38、ELATION TO SEATING PLANE AND EACH OTHER.2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.3. DIMENSION B DOES NOT INCLUDE MOLD FLASH.ACKFDHGNSEATING PLANEMJL911018MC14597B/D11111111l1111l11DIMMILLIMETERSINCHESMINMAXMINMAXA22.2223.240.8750.915B6.106.600.2400.260C3.564.570.1400.180D0.360.560.0140

39、.022F1.271.780.0500.070G2.54 BSC0.100 BSCH1.021.520.0400.060J0.200.300.0080.012K2.923.430.1150.135L7.62 BSC0.300 BSCM015 015 N0.511.020.0200.040Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding

40、 the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. “Typical” parameter

41、s which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customers technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into

溫馨提示

  • 1. 本站所有資源如無(wú)特殊說(shuō)明,都需要本地電腦安裝OFFICE2007和PDF閱讀器。圖紙軟件為CAD,CAXA,PROE,UG,SolidWorks等.壓縮文件請(qǐng)下載最新的WinRAR軟件解壓。
  • 2. 本站的文檔不包含任何第三方提供的附件圖紙等,如果需要附件,請(qǐng)聯(lián)系上傳者。文件的所有權(quán)益歸上傳用戶所有。
  • 3. 本站RAR壓縮包中若帶圖紙,網(wǎng)頁(yè)內(nèi)容里面會(huì)有圖紙預(yù)覽,若沒(méi)有圖紙預(yù)覽就沒(méi)有圖紙。
  • 4. 未經(jīng)權(quán)益所有人同意不得將文件中的內(nèi)容挪作商業(yè)或盈利用途。
  • 5. 人人文庫(kù)網(wǎng)僅提供信息存儲(chǔ)空間,僅對(duì)用戶上傳內(nèi)容的表現(xiàn)方式做保護(hù)處理,對(duì)用戶上傳分享的文檔內(nèi)容本身不做任何修改或編輯,并不能對(duì)任何下載內(nèi)容負(fù)責(zé)。
  • 6. 下載文件中如有侵權(quán)或不適當(dāng)內(nèi)容,請(qǐng)與我們聯(lián)系,我們立即糾正。
  • 7. 本站不保證下載資源的準(zhǔn)確性、安全性和完整性, 同時(shí)也不承擔(dān)用戶因使用這些下載資源對(duì)自己和他人造成任何形式的傷害或損失。

最新文檔

評(píng)論

0/150

提交評(píng)論