教程案例技術(shù)alrs08fb_第1頁
教程案例技術(shù)alrs08fb_第2頁
教程案例技術(shù)alrs08fb_第3頁
教程案例技術(shù)alrs08fb_第4頁
教程案例技術(shù)alrs08fb_第5頁
已閱讀5頁,還剩30頁未讀 繼續(xù)免費(fèi)閱讀

付費(fèi)下載

下載本文檔

版權(quán)說明:本文檔由用戶提供并上傳,收益歸屬內(nèi)容提供方,若內(nèi)容存在侵權(quán),請進(jìn)行舉報(bào)或認(rèn)領(lǐng)

文檔簡介

ALRS08FB

8-ChAutoSensitivityCalibrationCapacitiveTouchSensor

SPECIFICATIONV2.1

November,2009 ADSemiconductor

市奧偉斯科技

聯(lián)系人:E-ma

ADSemiconductor?

ALRS08FB(8-CHAutoSensitivityCalibrationCapacitiveTouchSensor)

RevisionHistory

Rev.

Descriptionofchange

Date

Originator

1.0

InitialRelease(ALRS08FB)

09.11.26

KDPARK

2.0

LEDcontrolindividually

LDOoutput

VariablesensingperiodofR.N.Dchannel

Sensitivitylimit

Holdingcalibrationaftertouchoffforawhile(about200ms)

UnusedCSpin->ConnectwithGND

10.02.10

KDPARK

2.1

-MarkingspecaltionALRS08FBALRS8

10.02.18

KDPARK

市奧偉斯科技

聯(lián)系人:E-ma

ADSemiconductor 1/34

Specification

GeneralFeature

8-Channelcapacitivesensorwithautosensitivitycalibration

AvailableLED driveupto8

Multiinterface(Paralleloutputs/I2Cserialinterface)

Selectableoutputoperationmode(Singleoutput/Multioutput)

Selectableoutputlogiclevel(Activehigh/Activelow)

Independentlyadjustablein64stepssensitivity

Almostnoexternalcomponentneeded

Lowcurrentconsumption

Embeddedcommonandnormalnoiseeliminationcircuit

RoHScompliant24MLFpackage

Application

Homeappliances(TV,Monitorkeypads)

applications(PMP,MP3,Carnavigation)

Membraneswitchre cement

Sealedcontrolpanels,keypads

Touchscreenre cementapplication

Package(24MLF)

※Drawingsnottoscale

ADSemiconductor 2/34

PinDescription

VDD,GND

Supplyvoltageandgroundpin

R.N.D

RadiofrequencyNoiseDetectionpin.Normally,R.N.Dpindoesnotconnecttoanywhere.

But,inradiofrequencynoiseenvironment,thispinmustformapatternlineonPCB.

CS0~CS7

Capacitivesensorinputpins.

VPP

VPPisexternalsupplyvoltageforOTPwriting.

LDO

LDOon-offcontroloutputpinforMCUwake-up.

D0~D7

ParalleloutputportsofCS0~CS7respectively/LED driveoutputports.Thestructureofthese

paralleloutputportsarecanbeselectedopendrainNMOSforactivelowoutputleveloperationaswellasopendrainPMOSforactivehighoutputleveloperation.

SCL,SDA

SCLisI2CclockinputpinandSDAisI2Cdatainput-outputpin.Theseportshaveinternalpull-upresistorwhichcanbeactivatedby“global_ctrl1”register1setting.

Incaseofnotuse,thispinmustbenotconnectedtoanycircuitry.

INT

Touchsensinginterruptoutputpin.

市奧偉斯科技

聯(lián)系人:E-ma

Refertothechapter8.2.6.Globaloptioncontrol1register

ADSemiconductor 3/34

ALRS08FB(24MLFpackage)

PinNo.

Name

I/O

Description

Protection

1

CS3

ogInput

Capacitivesensorinput3

VDD/GND

2

CS4

ogInput

Capacitivesensorinput4

VDD/GND

3

CS5

ogInput

Capacitivesensorinput5

VDD/GND

4

CS6

ogInput

Capacitivesensorinput6

VDD/GND

5

CS7

ogInput

Capacitivesensorinput7

VDD/GND

6

R.N.D

ogInput

RadiofrequencyNoiseDetectionpin

VDD/GND

7

VPP

Power

ExternalOTPwritingPower(11.5V)

GND

8

SCL

DigitalInput

I2Cclockinput

VDD/GND

9

SDA

DigitalInput/Output

I2Cdatainput-outputOpendrainNMOSstructure

VDD/GND

10

GND

Ground

Supplyground

VDD

11

LDO

DigitalOutput

LDOon-offcontroloutputOpendrainNMOSstructure

VDD/GND

12

D0

DigitalOutput

ParalleloutputofCS0(Activehigh/Activelow)LEDdriveoutput0

OpendrainNMOS/PMOSstructure

VDD/GND

13

D1

DigitalOutput

ParalleloutputofCS1(Activehigh/Activelow)LEDdriveoutput1

OpendrainNMOS/PMOSstructure

VDD/GND

14

D2

DigitalOutput

ParalleloutputofCS2(Activehigh/Activelow)LEDdriveoutput2

OpendrainNMOS/PMOSstructure

VDD/GND

15

D3

DigitalOutput

ParalleloutputofCS3(Activehigh/Activelow)LEDdriveoutput3

OpendrainNMOS/PMOSstructure

VDD/GND

16

D4

DigitalOutput

ParalleloutputofCS4(Activehigh/Activelow)LEDdriveoutput4

OpendrainNMOS/PMOSstructure

VDD/GND

17

D5

DigitalOutput

ParalleloutputofCS5(Activehigh/Activelow)LEDdriveoutput5

OpendrainNMOS/PMOSstructure

VDD/GND

18

D6

DigitalOutput

ParalleloutputofCS6(Activehigh/Activelow)LEDdriveoutput6

OpendrainNMOS/PMOSstructure

VDD/GND

19

D7

DigitalOutput

ParalleloutputofCS7(Activehigh/Activelow)LEDdriveoutput7

OpendrainNMOS/PMOSstructure

VDD/GND

20

INT

DigitalOutput

Touchsensinginterruptoutput1OpendrainNMOSstructure

VDD/GND

21

VDD

Power

Power(2.5V~5.5V)

GND

22

CS0

ogInput

Capacitivesensorinput0

VDD/GND

23

CS1

ogInput

Capacitivesensorinput1

VDD/GND

24

CS2

ogInput

Capacitivesensorinput2

VDD/GND

ADSemiconductor 4/34

Absolute umRating

Batterysupplyvoltage 6V

umvoltageonanypin VDD+0.3umcurrentonanyPAD100mA

PowerDissipation 800mW

StorageTemperature -50~150℃OperatingTemperature -20~75℃JunctionTemperature 150℃

Note:Unlessanyothercommandisnoted,allaboveareoperatedinnormaltemperature.

ESD&Latch-upCharacteristics

ESDCharacteristics

Mode

Polarity

Max

Reference

H.B.M

Pos/Neg

8000V

VDD

8000V

VSS

8000V

PtoP

M.M

Pos/Neg

500V

VDD

500V

VSS

500V

PtoP

C.D.M

-

1000V

FieldInducedCharge

Latch-upCharacteristics

Mode

Polarity

Max

Reference

ITest

Positive

100mA

JESD78A

Negative

-100mA

Vsupplyover5.0V

Positive

18.0V

市奧偉斯科技

聯(lián)系人:E-ma

ADSemiconductor 5/34

ElectricalCharacteristics

Characteristics

Symbol

TestCondition

Min

Typ

Max

Units

Powersupplyrequirementandcurrentconsumption

Operatingvoltage

VDD

2.5

3.3

5.5

V

OTPwritingvoltage

VPP

11

11.5

12

V

Currentconsumption

IDD

VDD=3.3V

Slowcalibrationspeed2

-

55

85

?

Normalcalibrationspeed

-

90

120

Fastcalibrationspeed

-

160

210

VDD=5.0V

Slowcalibrationspeed

-

80

130

Normalcalibrationspeed

-

120

180

Fastcalibrationspeed

-

210

280

Resetandinputlevel

Internalresetvoltage

VDD_RST

TA=25℃

-

1.8

2.0

V

Inputhighlevel

VIH

|IIH|≤+5μA

VDD*0.7

VDD+0.3

V

Inputlowlevel

VIL

|IIL|≤+5μA

–0.3

VDD*0.3

V

Selfcalibrationtimeaftersystemreset

TCAL

Slowcalibrationspeed

-

100

-

msec

Normalcalibrationspeed

-

80

-

Fastcalibrationspeed

-

60

-

InternalP/Uresisterof

SDA(SCL)andINT

RP/U

-

30(15)

-

Touchsensingperformance

Minimumdetectivecapacitancedifference

ΔCMIN

0.1

-

-

?

Senseinput

capacitancerange3

CS

-

-

50

?

Outputimpedance(opendrain)

Zo

ΔC>ΔCMIN

-

12

-

Ω

ΔC<ΔCMIN

-

30M

-

Systemperformance

Max.outputcurrent(LEDdrivecurrent)

IOUT

Perunitdriveoutputport

-

-

8.0

?

LEDcontrol4

N

-

16

-

step

Sensitivitycontrol5

-

64

-

step

Max.I2CSCLclockspeed

fSCL_MAX

uminternalI2Cclock

-

-

2

MHz

Touchexpiredtime

TEX

Normalcalibrationspeed

-

30

-

sec

Note:VDD=3.3V,Typicalsystemfrequency(Unlessotherwisenoted),TA=25℃

Slowcalibrationspeedisn?t mendedifithasnotproblemofcurrentconsumption.

ThesensitivitycanbedecreasedwithhigherparallelcapacitanceofCSpinincludingparasiticcapacitancemadeby

neighborGNDorotherpattern.Theseriesresistor(under1k?)ofCScanbeusedinnoisyconditiontoavoidmal-functionfromexternalsurgeandESD.

Refertothechapter8.2.7.Globaloptioncontrol2register

Refertothechapter8.2.14.LEDluminancecontrolregister

Refertothechapter8.2.11.Sensitivityregister

ADSemiconductor 6/34

ALRS08Implementation

Typicalcurrentconsumption

ALRS08usesinternalbiascircuit,sointernalclockfrequencyandcurrentconsumptionisfixedandnoexternalbiascircuitisneeded.ALRS08hasthreeoptionalcalibrationsspeed.Fastcalibrationspeedneedsmorecurrentconsumptionthannormalorslowcalibrationspeed.InternalclockfrequencyandcalibrationspeedcanbechangedbyI2Cregistersetting6.Slowcalibrationspeedisn’t mendedifithasnotproblemofcurrentconsumption.ThetypicalcurrentconsumptioncurveofALRS08isrepresentedinaccordancewithVDDvoltageasbelow.Internalbiascircuitcanmakethecircuitdesignsimpleandreduceexternalcomponents.

TypicalcurrentconsumptioncurveofALRS08

Referto8.2.6Globaloptioncontrol1

ADSemiconductor 7/34

CSimplementation

ALRS08has64stepselectionsofsensitivityandinternalsurgeprotectionresister.Sensitivityofeachsensingchannel(CS)canbeindependentlycontrolledonothers.ExternalcomponentsofCSpinsuchasseriesresistororparallelcapacitorisn’tnecessary.TheparallelparasiticcapacitanceofCSpinscausedbytouchline,touchpadandneighborGNDorotherpatternmayaffectsensitivity.ThesensitivitywillbedecreasedwhenbiggerparallelparasiticcapacitanceofCSpinisadded.

Parallelcapacitor(CS0~S7)ofCSpinisusefulincaseofdetailsensitivitymediationisrequiredsuchasforcomplementationsensitivitydifferencebetweenchannels.Sameasaboveparallelparasiticcapacitance,sensitivitywillbedecreasedwhenabigvalueofparallelcapacitor(CS0~S7)isused.Under50pFcapacitorcanbeusedassensitivitymeditationcapacitorandafewpFisusuallyused.TheRS,serialconnectionresistorofCSpins,maybeusedtoavoidmal-functionfromexternalsurgeandESD.(Itmightbeoptional.)From200Ωto1kΩis

mendedforRS.RefertobelowCSpinsapplicationfigure.

RS7

CS7

CS7<< TouchPAD7

CS0<<

CS0

RS0

TouchPAD0

TheALRS08haseightindependenttouchsensorinputfromCS0toCS7.Theinternaltouchdecisionprocessofeachchannelisseparatedfromothers.ThereforeeightchanneltouchkeyboardapplicationcanbedesignedbyusingonlyoneALRS08withoutcouplingproblems.

ThesizeandshapeofPADmighthaveinfluenceonthesensitivity.ThesensitivitywillbeoptimalwhenthesizeofPADisapproximayanhalfofthefirstknuckle(it’sabout10㎜x7㎜).TheconnectionlineofCStotouchPADismendedtoberoutedasshortaspossibletopreventfromabnormaltouchdetectcausedbyconnectionline.TheunusedCSpinmustbeconnectedwiththegroundtopreventtheunpredictablemal-functionthatoccurredinthefloatingCSpin.

ADSemiconductor 8/34

D0~D7implementation

LEDdrive

ALRS08hasafunctiontocontroltheLEDusingD0~D7ports.ForusingD0~D7asLEDdriverports,LEDsandresistersmustbeequippedasbelowfigure,andsetthe‘dx_mode’bitof“portmode”register7as‘1’.D0~D7portscandriveLEDsby“LED_control”register8control.

ALRS08candriveupto8LEDasbelowmethod.Inaddition,ALRS08cancontroltheLED

luminancebyusingLEDluminancecontrolregister9.

LED7

RD7

VDD

VDD

LED0

RD0

D0<<D7<<

Paralleloutput

ALRS08has2paralleloutputmodecontrolledby‘par_output_pol’bitof“global_ctrl2”register10setting.Oneisactivehighparalleloutputmodeandtheotherisactivelowparalleloutputmode.StructuresofD0~D7aresame.Incaseofactivehighparalleloutputmode,paralleloutput

ports(D0~D7)haveanopendrainPMOSstructure.Inothercaseofactivelowparalleloutputmode,paralleloutputports(D0~D7)haveanopendrainNMOSstructure.Forthisreason,bothparalleloutputmodesofALRS08needROUTasbelowfigures.Theumoutputdrivecurrentis8mA,sooverafewkΩmustbeusedasROUT.Normally10kΩisusedasROUT.

7Refertothechapter8.2.16.Outputportmodecontrolregister.

8Refertothechapter8.2.4.LEDcontrolregister

9Refertothechapter8.2.14.LEDluminancecontrolregister

10Refertothechapter8.2.7.Globaloptioncontrol2.

ADSemiconductor 9/34

ROUT0

ROUT1

OUTPUT0

D0

OUTPUT1

D1

ROUT7

OUTPUT7

D7

VDD

Activelowparalleloutputmodecircuit

D0

OUTPUT0

ROUT0

D6

ROUT6

OUTPUT6

D7

ROUT7

OUTPUT7

GND

Activehighparalleloutputmodecircuit

INT(Interruptoutput)implementation

Therearetwointerruptoperationispossibleandcanbeselectedby‘global_ctrl3’register11setting.Infirstinterruptoperationcase,theinterruptpulseisgeneratedonlyduringshortperiodofeveryeachchanneltouchstartpointsandtouchendpoint.Inotherinterruptoperationcase,

theinterruptpulseisgeneratedduringeveryeachchanneltouchduration.Interruptpulsehaslogicallowlevelinbothtwointerruptmodes.Pull-upresisteraboutafewkΩisrequiredforinterruptoutput.Becauseofinternalpull-upresisterofINTwhichcanbeactivatedby

‘global_ctrl1’register12setting,externalpull-upresistercanberemoved.

Refertothechapter8.2.8.Globaloptioncontrol3.

Refertothechapter8.2.6.Globaloptioncontrol1.

ADSemiconductor 10/34

LDOimplementation

LDOpinactsasaLDOon-offcontroloutputpin.LDOon-offcontroloutputoperationcanhelppowersavingin application.Writing‘1’on‘ _sleep’bitof‘global_ctrl0’register13makeLDOoutputlow.ThislowLDOoutputcanbeusedasLDOwhichoffersMCUpoweroffsignal.Anytouchoutputwrites‘0’on‘ _sleep’bitof‘global_ctrl0’register,andLDOoutputlevel eshighagain.

Changeinitialresetregistervalues(OTPwriting)

ALRS08haseightintegratedOTP(OneTimeProgrble)ROMcells.So,initialresetregistervaluescanberewrittenuptoeighttimes.OneOTPROMcellsizeis64-byte.UsercanwritethedataeighttimestotheOTP.

TherearethreeoperationmodesaboutOTPread/write.Theseareautomaticallyloadoperationmode,writingoperationmodeandreadingoperationmode.

Automaticallyloadoperationmode

Afterpowerreset,ALRS08starttoreadtheLSBof00HaddressineachOTPROMcellsfrom

8thto1st.ALRS08automaticallyloadsthedataofthefirstOTPROMcellofwhichLSBof00Haddresshas‘0’intothecontrolregister.AndthenALRS08isstartingtoworkwithcontrolregistervaluesthatareloadedfromOTPROMcell.IftherearenoOTPROMcellwhichhas‘0’in

LSBof00Haddress,ALRS08isworkingwithinitialcontrolregistervalue.

Writingoperationmode

OTPROMcellwritingprovidestheflexibleresetregistervaluesthatcontrolalltheoperation

optionsofALRS08.So,additionalcommunicationprogramsonMCUforoperationoptionselectorregistervaluesettingarenotrequired.

Therearetwowritingoperationmodes.Whenthe‘write_all’bitof‘mtp_cmd’register14is‘0’,singlebytewritingmodeisactivated.UsercanselectOTPROMcellandaddressonwhichnew

Refertothechapter8.2.2.Globaloptioncontrol0.

Refertothechapter8.2.19.OTPROMcontrolregister.

ADSemiconductor 11/34

registervalueiswantedtobewritten.OTPROMcellselectionisenabledbywriting‘mtp_sel_en’bitof‘usr_mtp_sel’register15‘1’.When‘mtp_sel_en’bitof‘usr_mtp_sel’registeris‘0’,OTMROMcellisautomaticallyselectedfrom1stto8th.And,‘org_usr_mtp_sel’bitsof‘usr_mtp_sel’registerarefortheOTPROMselection.Readorwritecommandregisteris‘mtp_cmd’registersandusercanstartwritingby‘wr_start’bitof‘mtp_cmd’registersettingas‘1’.This‘wr_start’bitof‘mtp_cmd’registerisrecoveredas‘0’atendingofwriting.

Whenthe‘write_all’bitof‘mtp_cmd’registeris‘1’,allbyteswritingoperationmodeisactivated.

UsercanwriteallregisterframedataonselectedOTPROMcell.Atthiswritingoperationmode,

onlyOTPROMcellhastobeselected.Writingstartissameassinglebytewritingmode.

OTPROMwritingneedsanother11.5Vpowersupplyvoltage.VPPpinisforthiswriting11.5Vpower.

Readingoperationmode

WhenOTPROMdataisrequiredtoberead,usercanreadalltheOTPROMcelldatebyreadingoperation.Whenthe‘read_all’bitof‘mtp_cmd’registeris‘0’,usercanreadonebytedatathatiswrittenonselectedaddressofselectedOTPROMcell.OTPROMcellandaddressselectionaresameassinglebytewritingoperationmode.When‘mtp_sel_en’bitof‘usr_mtp_sel’register

is‘0’,OTMROMcellisautomaticallyselectedfrom8thto1st.

Whenthe‘read_all’bitof‘mtp_cmd’registeris‘1’,usercanreadalldataonselectedOTPROM

cell.

OTPROMreadstartcommandbitis‘rd_start’bitof‘mtp_cmd’register.Whenthe‘rd_start’bitof‘mtp_cmd’registeris‘1’,ALRS08startstoread.This‘rd_start’bitof‘mtp_cmd’registerisrecoveredas‘0’atendingofreading.

SCL,SDAimplementation

SCLisI2CclockinputandSDAisI2Cdatainput-output.Theseportshaveinternalpull-upresistorwhichcanbeactivatedby‘global_ctrl1’register16setting.SCLhasSitttriggerinputstructuretopreventclocksignalfrombeingbroken.umsupportedI2Cclockfrequencyis

2MHz.SDAhasNMOSopendrainstructureandinternalpull-upresisterofwhichvalueis30kΩtypical.So,accordingtocommunicationspeedafewkΩresistermustbeusedaspull-upresisterforproperdatapulserisingtime.Formoredetailsreferto‘Chapter7.I2CInterface’.

Refertothechapter8.2.18.OTPROMcellselectregister.

Refertothechapter8.2.6.Globaloptioncontrol1.

ADSemiconductor 12/34

I2CInterface

I2CEnable/Disable

IftheSDAorSCLsignalgoestolow,I2Ccontrolblockisenabledautomatically.AndiftheSDAandSCLsignalmaintainhighduringabout2us,I2Ccontrolblockisdisabledautomaticallyalso.

Start&stopcondition

StartCondition(S)

StopCondition(P)

RepeatedStart(Sr)

Datavalidity

TheSDAshouldbestablewhentheSCLishighandtheSDAcanbechangedwhentheSCLislow.

Byteformat

Thebytestructureiscomposedwith8Bitdataandanacknowledgesignal.

ADSemiconductor 13/34

Acknowledge

Itisacheckbitwhetherthereceivergetsthedatafromthetransmitterwithouterrorornot.Thereceiverwillwrite‘0’whenitreceivedthedatasuccessfullyand‘1’ifnot.

Firstbyte

Slaveaddress

Itisthefirstbytefromthestartcondition.Itisusedtoaccesstheslavedevice.TheinitialchipaddressofALRS08is‘48’hexnumberandthechipaddressispossibletochangewith“I2CAddressofALRS08”register17.Andifuserusesthe7-bitchipaddressprotocolforI2C,theinitialchipaddressofALRS08istobe‘24’.

R/W

Thedirectionofdataisdecidedbythebitanditfollowstheaddressdata.

MSB

LSB

Address

R/W

7bit

1bit

Refertothechapter8.2.3.

ADSemiconductor 14/34

Transferringdata

Writeoperation

Thebytesequenceisasfollows:

Thefirstbytegivesthedeviceaddressplusthedirectionbit(R/W=0).

Thesecondbytecontainstheinternaladdressofthefirstregistertobeaccessed.

Thenextbyteiswrittenintheinternalregister.Followingbytesarewritteninsuccessiveinternalregisters.

Thetransferlastsuntilstopconditionsareencountered.

TheALRS08acknowledgeseverybytetransfer.

Readoperation

Theaddressofthefirstregistertoreadisprogrammedinawriteoperationwithoutdata,andterminatedbythestopcondition.Then,anotherstartisfollowedbythedeviceaddressandR/W=1.Allfollowingbytesarenowdatatobereadatsuccessivepositionsstartingfromtheinitialaddress.

ADSemiconductor 15/34

Read/WriteOperation

I2Cwriteandreadoperationsinnormalmode

ThefollowingfigurerepresentstheI2Cnormalmodewriteandreadregisters.

Start

DeviceAddress0x48

ACK

RegisterAddress0x00

ACK

DataAA

ACK

DataBB

ACK

Stop

Start

DeviceAddress0x48

ACK

RegisterAddress0x00

ACK

Stop

?Writeregister0x00to0x01withdataAAandBBReadregister0x00and0x01

Start

DeviceAddress0x49

ACK

DataReadAA

ACK

DataReadBB

ACK

Stop

FromMastertoSlave FromSlavetoMaster

ADSemiconductor 16/34

ALRS08ControlRegisterList

Note:Theunusedbits(definedas )inI2Cregistersmustbekepttozero.

Note:TheresetvalueofALRS08canbechangedbyMTPROMwriting.

I2CRegisterMap

Name

Addr.(Hex)

ResetValue

(Bin)

Bitnameofeachbytes

Bit7

Bit6

Bit5

Bit4

Bit3

Bit2

Bit1

Bit0

ch_enable

/soft_rst

01H

11111111

ch7_en

ch6_en

ch5_en

ch4_en

ch3_en

ch2_en

ch1_en

ch0_en

global_ctrl0

05H

----0--0

-

-

-

-

_sleep

-

-

bf_option

i2c_id

06H

01001000

i2c_id

wr_bit

LED_control

07H

00000000

dl7_on

dl6_on

dl5_on

dl4_on

dl3_on

dl2_on

dl1_on

dl0_on

output

2AH

00000000

o_ch7

o_ch6

o_ch5

o_ch4

o_ch3

o_ch2

o_ch1

o_ch0

global_ctrl1

34H

00001010

int_pu_up

sda(scl)_pu_up

imp_sel_opt

irb_mode

irb_sel

rb_sel

global_ctrl2

35H

- 00-

-

-

-

-

-

_sel

par_output_pol

-

global_ctrl3

36H

-0---000

ldo_pu_up

int_out_mode

-

-

-

0

0

0

global_ctrl4

37H

00001100

cal_pause

sen_lim_opt

sts_clr_en

response_ctrl

clk_off

sw_rst

global_ctrl5

38H

01010100

cal_hold

sin_multi_mode

cal_hold_time

exp_op_en

exp_op_mode

Sensitivity0

39H

--001001

sensitivity00

Sensitivity1

3AH

--001001

-

-

sensitivity01

Sensitivity2

3BH

--001001

-

-

sensitivity02

Sensitivity3

3CH

--001001

-

-

sensitivity03

Sensitivity4

3DH

--001001

-

-

sensitivity04

Sensitivity5

3EH

--001001

-

-

sensitivity05

Sensitivity6

3FH

--001001

-

-

sensitivity06

Sensitivity7

40H

--001001

-

-

sensitivity07

cal_speed

41H

11111010

bf_up

bf_down

bs_up

bs_down

Variablefduty

42H

----0000

-

-

dm_fduty

0

43H

----0000

-

-

-

-

0

1

44H

----0000

-

-

-

-

1

2

45H

----0000

-

-

-

-

2

3

46H

----0000

-

-

-

-

3

4

47H

----0000

-

-

-

-

4

5

48H

----0000

-

-

-

-

5

6

49H

----0000

-

-

-

-

6

7

4AH

----0000

-

-

-

-

7

sensitivitylimit0

4BH

00000000

sen_limit_high1

sen_limit_high0

sensitivitylimit1

4CH

00000000

sen_limit_high3

sen_limit_high2

sensitivitylimit2

4DH

00000000

sen_limit_high5

sen_limit_high4

sensitivitylimit3

4EH

00000000

sen_limit_high7

sen_limit_high6

portmode

4FH

00000000

d7_mode

d6_mode

d5_mode

d4_mode

d3_mode

d2_mode

d1_mode

d0_mode

ADSemiconductor 17/34

Name

Addr.(Hex)

ResetValue

(Bin)

Bitnameofeachbytes

Bit7

Bit6

Bit5

Bit4

Bit3

Bit2

Bit1

Bit0

rd_ch_H1

53H

00000000

rd_ch_H1

rd_ch_L1

54H

- 0

-

-

-

-

-

-

-

rd_ch_L1

sen_H

55H

--000000

-

-

sen_count[13:8]

sen_L

56H

00000000

sen_count[7:0]

ref_H

57H

--000000

-

-

ref_count[13:8]

ref_L

58H

00000000

ref_count[7:0]

rd_ch_H2

59H

00000000

rd_ch_H2

rd_ch_L2

5AH

- 0

-

-

-

-

-

-

-

rd_ch_L2

usr_mtp_sel

5BH

00000000

0

0

0

mtp_sel_en

org_usr_mtp_sel

mtp_cmd

5CH

00000000

0

0

write_all

read_all

0

0

wr_start

rd_start

mtp_status

5DH

--------

-

org_mtp_sel

wr_done_sts

rd_done_sts

no_load_sts

otp_add_sel

5EH

00000000

0

0

otp_add_sel

otp_wr_data

5FH

00000000

otp_wr_data

otp_rd_data

60H

--------

otp_rd_data

ADSemiconductor 18/34

Details

Channelenable/resetregister

Type:R/W

Address

RegisterName

Bit7

Bit6

Bit5

Bit4

Bit3

Bit2

Bit1

Bit0

01h

ch_enable

/soft_rst

ch7_en

ch6_en

ch5_en

ch4_en

ch3_en

ch2_en

ch1_en

ch0_en

Description

Enable,disableandresetofeachchannelcontrolregister.

Bitname

Resetvalue

Function

chx_en

1

Channelenable/disableandChannelreset(chx_eniscontrolbitforCSxchannel)

:Channeldisableandsensingchannelreset

:Channelenable

Globaloptioncontrolregister0

Type:R/W

Address

RegisterName

Bit7

Bit6

Bit5

Bit4

Bit3

Bit2

Bit1

Bit0

05h

global_ctrl0

-

-

-

-

_

sleep

-

-

bf_opt

Description

Operationmodeselectioncontrolregister.

Bitname

Resetvalue

Function

bf_opt

0

Operationmodeselection

:Normalmode

:BFmode

_sleep

0

LDOoutputcontrolregister.Thisbitisclearedifanykeyistouched.

:LDOoutputhigh

:LDOoutputlow

ADSemiconductor 19/34

I2CaddressofALRS08

Type:R/W

Address

RegisterName

Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0

06h

i2c_id

i2c_id

wr_bit

Description

ChipaddressofALRS08controlregister.UsercanchangethisaddressvaluewithOTPROMwrite.DuringresetperiodOTPROMdataisloadedtoregisters.

Bitname

Resetvalue

Function

wr_bit

0

Write/Readaddressselection-0:Writeaddress,1:Readaddress

i2c_id

ChipaddressofALRS08.

LEDControl

Type:R/W

Address

RegisterName

Bit7

Bit6

Bit5

Bit4

Bit3

Bit2

Bit1

Bit0

07h

LED_control

dl7_on

dl6_on

dl5_on

dl4_on

dl3_on

dl2_on

dl1_on

dl0_on

Description

LEDON/OFFcontrolregistersofD0~D7.FirstlyoutputportisdefinedasaLEDdriverinthe“portmode”18

register.

Bitname

Resetvalue

Function

dlx_on

0

LEDon/offcontrol(dlx_enisLEDenablebitforDXoutputport)

:TurntheLEDoff

:TurntheLEDon

Outputdata

Type:R

Address

RegisterName

Bit7

Bit6

Bit5

Bit4

Bit3

Bit2

Bit1

Bit0

2Ah

output

o_ch7

o_ch6

o_ch5

o_ch4

o_ch3

o_ch2

o_ch1

o_ch0

Description

Theoutputdataregisterfromchannel0tochannel7.

Bitname

Resetvalue

Function

o_chx

0

o_chxisoutputbitforCSxchannel

:Notouchdetected

:Touchdetected

18Refertothechapter8.2.16,Outputportmodecontrol

ADSemiconductor 20/34

Globaloptioncontrol1

Type:R/W

Address

RegisterName

Bit7

Bit6

Bit5

Bit4

Bit3 Bit2

Bit1 Bit0

34h

global_ctrl1

int_pu_up

sda(scl)_pu_up

imp_sel_opt

irb_mode

irb_sel

rb_sel

Description

ThisregistercontrolstheglobaloptionsofALRS08

Bitname

Resetvalue

Function

rb_sel

10

ALRS08providesthreeinternalcalibrationspeedsandusercancontroltheALRS08calibrationspeedbyusingthesebits.

00,01:Fast

:Normal

:Slow

[irb_mode:irb_sel]

010

ALRS08providessixinternalI2Cclockfrequencies.Sloweronereducescurrentconsumption.

000:Fast 100:Slowest

001:Faster 101:Slower

010,011:Fastest 110,111:Slow

imp_sel_opt

0

Impedanceofthesensingwireofallchannelscontrolbit.

:Highimpedance

:Lowimpedanceexceptsensingperiod.

sda(scl)_pu_up

0

Pull-upresistorenablecontrolbitontheSDA(SCL)port.

:Disablepull-upresistor

:Enablepull-upresistor

int_pu_up

0

Pull-upresistorenablecontrolbitontheINTport.

:Disablepull-upresistor

:Enablepull-upresistor

Globaloptioncontrol2

Type:R/W

Address

RegisterName

Bit7

Bit6

Bit5

Bit4

Bit3

Bit2

Bit1

Bit0

35h

global_ctrl2

-

-

-

-

-

_sel

par_output_pol

-

Description

ThisregistercontrolstheglobaloptionsofALRS08.

Bitname

Resetvalue

Function

par_output_pol

0

Polarityofparalleloutputsselectionbit.

:Activelow

:Activehigh

_sel

0

LED outputenablebit.

IfuserwantstouseD0~D7portsasaLEDdriveports,thisbithastobe?1?underconditionoftheregister“portmode”19is?1?.Andthe widthiscontrolledbyLED controlregister20.

:DisableLED output

:EnableLED output

19Refertothechapter8.2.16,Outputportmodecontrol

20Refertothechapter8.2.14,LEDluminancecontrolregister.

ADSemiconductor 21/34

Globaloptioncontrol3

Type:R/W

Address

RegisterName

Bit7

Bit6

Bit5

Bit4

Bit3

Bit2

Bit1

Bit0

36h

global_ctrl3

ldo_pu_up

int_out_mode

-

-

-

0

0

0

Description

ThisregistercontrolstheglobaloptionsofALRS08.

Bitname

Resetvalue

Function

int_out_mode

0

Interruptoutputmodeselection.

:Pulsemode(InterruptmodeA)

:Levelmode(InterruptmodeB)

ldo_pu_up

0

Pull-upresistorenablecontrolbitontheLDOport.

:Disablepull-upresistor

:Enablepull-upresistor

Globaloptioncontrol4

Type:R/W

Address

RegisterName

Bit7

Bit6

Bit5

Bit4 Bit3 Bit2

Bit1

Bit0

37h

global_ctrl4

cal_pause

sen_lim_opt

sts_clr_en

response_ctrl

clk_off

sw_rst

Description

ThisregistercontrolstheglobaloptionsofALRS08.

Bitname

Resetvalue

Function

sw_rst

0

Softwareresetcontrolbit.

:Notreset

:Reset

clk_off

0

Systemclockoffcontrolbit.

:Notclockoff

:Clockoff

response_ctrl

011

Numbersofcontinuou

溫馨提示

  • 1. 本站所有資源如無特殊說明,都需要本地電腦安裝OFFICE2007和PDF閱讀器。圖紙軟件為CAD,CAXA,PROE,UG,SolidWorks等.壓縮文件請下載最新的WinRAR軟件解壓。
  • 2. 本站的文檔不包含任何第三方提供的附件圖紙等,如果需要附件,請聯(lián)系上傳者。文件的所有權(quán)益歸上傳用戶所有。
  • 3. 本站RAR壓縮包中若帶圖紙,網(wǎng)頁內(nèi)容里面會(huì)有圖紙預(yù)覽,若沒有圖紙預(yù)覽就沒有圖紙。
  • 4. 未經(jīng)權(quán)益所有人同意不得將文件中的內(nèi)容挪作商業(yè)或盈利用途。
  • 5. 人人文庫網(wǎng)僅提供信息存儲(chǔ)空間,僅對用戶上傳內(nèi)容的表現(xiàn)方式做保護(hù)處理,對用戶上傳分享的文檔內(nèi)容本身不做任何修改或編輯,并不能對任何下載內(nèi)容負(fù)責(zé)。
  • 6. 下載文件中如有侵權(quán)或不適當(dāng)內(nèi)容,請與我們聯(lián)系,我們立即糾正。
  • 7. 本站不保證下載資源的準(zhǔn)確性、安全性和完整性, 同時(shí)也不承擔(dān)用戶因使用這些下載資源對自己和他人造成任何形式的傷害或損失。

評論

0/150

提交評論