puterPrincipleandInterfacing微機原理與 DigitalDesignandComputerArchitecture,2nd DavidMoneyHarrisandSarahL.MicroArchitecture：InsideCPU(CLU+ PipelinedRecruit集成電路前端設(shè)1、精通數(shù)字電路設(shè)計,有3年以上數(shù)字IC前端工作經(jīng)驗2、熟練掌握硬件描述語言3、具有MCU或嵌入式CPU系統(tǒng)設(shè)計經(jīng)驗4、熟悉集成電路前端設(shè)計的開發(fā)流程及相關(guān)EDA5、具有2年產(chǎn)品開發(fā)經(jīng)s: Recruit集成電路后端設(shè)1、熟悉后端設(shè)計經(jīng)驗和設(shè)計流程，具備兩年以上大規(guī)模數(shù)字集成路的自動布局布線設(shè)2、能夠完成諸如時序分析、電源分析、信號完整性分析等得后端關(guān)工作，具有多次成3、能夠熟練使用如Virtuoso、ICC/Astro、PC、PT、StarRCXT、Hercules/Calibre等相關(guān)的設(shè)計工具，驗證工具；architectureinDatapath:functionalControl:control

deviceANDNOTMultipleimplementationsforasingleSingle-cycle:EachinstructionexecutesinasingleMulticycle:EachinstructionisbrokenintoseriesofPipelined:EachinstructionbrokenupintoseriesofstepsmultipleinstructionsexecuteatPipelinedMIPSTemporalDividesingle-cycleprocessorinto4MemoryAddpipelineregistersbetweenSingle-Cyclevs.Single-2123

100011001200130014001500160017001800Read/Read/PipelinedProcessorAbtraction

Time++++--&&++||ProcessorProgramexecutionExecutionTimeCPI:clockperiod:IPC:instructions/cycle=ChallengeistosatisfyconstraintsMIPSConsidersubsetofMIPSR-typeinstructions:and,or,add,sub,Memoryinstructions:lw,Branchinstructions:ArchitecturalDetermineseverythingabouta32MIPSState

A555WD3 WDWESingle-CycleMIPSSingle-CycleDatapath:P1:ch

WE WE WDWD3ASingle-CycleDatapath:lwRegisterRedSTEP2:ReadsourceoperandsfromWE WE WDWD3ASingle-CycleDatapath:lwSTEP3:Sign-extendtheA A

WD3SignWD3

WEWE WDSingle-CycleDatapath::methememory SignWE WDWD3ASingle-CycleDatapath:lwMemoryRedSTEP5:Readdatafrommemoryandwriteitbackto125WEAA WD3WD 15Sign+Single-CycleDatapath:lwPC+1ALUControl21ALUControl2WEAA WD3WD4Sign+Single-CycleDatapath:+A0A01WEA WD3WD4SignSingle-CycleDatapath:R-ReadfromrsandWriteALUResulttoregisterWritetord(insteadof1101100 0101014Sign WD3A0

ALUSrc

++++Single-CycleDatapath:++DeterminewhethervaluesinrsandrtareCalculatebranchtargetBTA=(sign-extendedimmediate<<2)+00xALUSrcALUControl2:0010x01AReadDataA1WD30101 15:0Single-CycleControl

315

1

25212016

01

WE

01++

2015

WD301WriteReg4

WD 150

Sign

++Single-Cycle

Review:NNN3NNN3A&A|A+notA&A|A-FYReview:NNNNNNNN+[N-1]NNNN N010123Y0123ControlUnit:ALULookatNotX010X110100000010100010110100100000100101001101010111ControlControlFunct01WE3A0101WD3 W 01WriteReg44Sign++R-ControlUnit:MainR-1100001010000X101X0X010XSingle-CycleDatapath:

1WE3

0

2016

001

ReadData++

WD3 01WriteReg4

Sign

++ExtendedFunctionality:Control

315

1

25212016A2

01

WE

01++

WD301WriteReg4

WD 150

Sign

++Nochangeto

ControlUnit:R-1100001010010X101X0X010XControlUnit:R-1100001010010X101X0X010X101000ExtendedFunctionality:

01

3125

WE

ReadData

1

20:16A2

01

++

WD301

WD 15

Sign

++27 3125

ControlUnit:MainR-110000010100100X101X00X010X0jControlUnit:MainR-110000010100100X101X00X010X0j0XXX0X1Review:ProcessorProgramExecution==#instructionsxCPIxSingle-Cycle

0

31

1

WE 1

252120:16A2

101

1++

WD3 01

WD 150

Sign

++TClimitedbycriticalpath

Single-CycleSingle-cyclecriticalTc=tpcq_PC+tmem+max(tRFread, t+tmux)+tALUtmem+tmux+Tc=tpcq_PC+2tmem+tRFread+tmux+tALU+DelayRegisterMemoryRegisterfileRegisterfileTc=DelayRegisterMemoryRegisterfileRegisterfileTc=tpcq_PC+2tmem+tRFread+tmux+tALU+=[30+2(250)+150+25+200+20]=925ExmpleProgramwith100billionExecutionTime=#instructionsxCPIx=(100×109)(1)(925×10-=92.5MulticycleMI